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1. SCOPE OF DOCUMENT


This document is intended as a description of the ESS-EDS and 
EDS-Sigma interfaces within the Standalone Engine Simulator 
(SAES). 
The operation of these interfaces, including the definition


and use of special function signals and data flow paths within


them during data transfers, is presented along with detailed











The following is a list of documents which describe hardware

connected to 










Hardware Manual, Report No. 
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 Manual, Report No. 78-118,


dated April 16, 1979.


a Unibus DMA Interface Manual, 












8 7 85 4 3 2Cfl Ift1 1£XllS M* 
0 - 4j'-002 
w 
Pop 11/34 
r 2K 1e-n1-F 32K I6-8IT 32K1 16-BIT 32K 1S-BIT KYII-LO 
PARITY PARITY OR PARITY J4ORD PARITY FPII'A 
EMORDPRY MEMOR EORYMEMOR  
W/CHASSIS t)9301ImI -P 
0 
H SL-000 
C E - - - -­ ' ENGINE SHUTTLE COMMANCO 
SIM EROX 1401 XEROXl 7902 ED G FA-MAA ) EDS-ESS SENSOR AIENNE NDAT INTER FACE I-COT ERNIROLLER ... URtTOIPUTER INTER FACE INTERFACE SIMULATOR COTRLER 
[3 fl KH" L-­ i 

































0/A DTAA R 
26 
CABLE DIRECTION L 
31RADDR L A/D 
J4 
BDOR 
BUT En STA TUO LEH.OHK1N A/0 DATA 
CONTROL CALE ,,E32 AUN 




















A 02 T Zf 
.34 l 








































D4A 85' -3 
AO 
GA 047 
CA 03 j 
A)/02;T~ l 
: 
HAD 891)± 0 
lPD0±2 i 
ton 021 ~f-






8j 7 I " I 5' 4 I 3 2 I 
LETOUT REG 11 
D* 
DATA CABLE 20 
-­
fEG DA A <15-00>To 
L/ ,,;r--TROSTATUS"L, 
4 A/D TA TO CABLE L" 
++ -­ -I IRD BATA L 
J R ADDR L " 
R 
/A DATA 




c LO ADDR REG 
C 












I12Sf m n 





A CONTROL CABLE 










87 5 " 
3ll;*­
8 7 8 4 i3 2 1 
L OUT REG H 
/ so6 DATA <15.00> D/A DATA 
DAT CABLE 4 
1 J3 
-E RD STATUS L 
4 AD TA TO CABLE L. i l R 
10 AODR REG AD 
CABLE DIRECTION AD DATA L 
RD ADO L 
(I fs-_ RD AR LBGHJ4 + 
C OUT A/C DATA 
AID OTA TO CABLE L CON|TROL D J3 
/ to HANDSHI NG 
12 " "A/0 J, 
• IIB ; HANDSHAKMNG 
STATUS L 
jil~~& W OSAI  lnI 
CON(RQL CABLE " 
READ STATUS­
8 I 7 6 5 I 4 3 2 1 
FlU .2. I 




DATA CABLE e 
I~~ o~~R 












I D/A DATA 
i--Ao/ STATUS L 
A/O0TA TO CABLE12 BOATA L -'RE Woo n D,/A 0A 
d 
RD ADDR L RED A& 
J4 
IDA/C DAT( 
A/D DTA TO CABLE L 
COItiTGL 
M D 
"1 sl IG 











READ A/D DATA 
- = 
. 
= ---­ : 
GatA Mth 
,., 
s t 5 3 2 Ii. 8. 7.4 
3.2.2-1). Both loops require that the input register, El and E2,


be loaded from the data bus. The first loop provides for reading


the contents of the input register through tristate buffers E3 and


E4 (RD DATA L). The second loop requires that the address


register E62 be loaded with data contained in the input register.


(Note, this is an 8-bit register). In this case, the self-test


loop is completed through E31, (RD ADDR L).


In either self-test loop, the data read back from a register


should match, bit for bit with the data loaded into that register.


3.2.3 Reading Interface Status


The status of the interface and the ESS may be read by the


UDIF through tristate buffers E32 and E33 (RD STATUS L). See








3.2.4 Loading the Address Register


The ESS address regi-ster may be loaded with data on J2 by


first loading the input register with the desired data (LD OUT REG


H) and then loading the address register with that data from the


input register. See Figure 3.2.4-1. This process is done for








3.2.5 Transferring D/A Data to the ESS


To transfer data to the ESS, the device address in the ESS


for which the data is intended must first be loaded into the


interface address register (see Figure 3.2.5-1). After the


address register has been loaded, the interface input register is


loaded with the new data for the ESS. Handshaking then takes


place between the interface and the ESS. High Output Data Ready


(HODR) is activated, and remains high until the ESS responds with


High Output Acknowledged (HOA).­

3.2.6 Transferring A/D Data from the ESS


To transfer A/D data from the ESS, the device address in the ESS


from which data is required must first be loaded into the


interface address register (see Figure 3.2.6-1). After the address


register has been loaded, handshaking takes place between the


interface and the ESS. High External Function HEF) goes high and


remains high until High External Function Acknowledge (HEFA) is


received from the ESS.
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The EDS Sigma 560 interface (referred to as the interface in


Section 4,) is composed of two boards: one DEC hex high wirewrap


card (W9500), card 1, located in the EDS memory cabinet, and one


Xerox wirewrap card, card 2, located remotely in a model 7902


Extended Device Controller. Power for card 1 is supplied from the


memory backplane in which it is installed. Card 2 contains a +5








Communication with the interface from the EDS end takes place


through two ribbon cables connected to an M&S Computing MI-018


PDP-11 Unibus DMA Interface also located in the EDS memory.


cabinet. For UDIF replacement information, see Appendix C.


Communication between interface card 1 and card 2 takes place


through a single 50-conductor ribbon cable. Interface card 2


-communicates with the Sigma 560 through the model 7902


subcontroller (the model 7902 will be considered as part of the








Interface cards 1 and 2 are completely isolated from each


other by optical means. Figure 3.1-1 shows how this interface


fits into the P6 SAES configuration. Figure 4.1-1 shows the


interconnect between this interface and adjacent subsystems.


Figure 4.1-2 shows the connector pin function for this interface.








4.2.1 Block Diagram Information


Figure 4.2.1-1 is an operational block diagram of the


interface. All blocks in this diagram except for the control and


handshaking blocks contain designators referring to integrated


circuits comprising that block. Bus and signal names used on the








The number of lines in each bus on the block diagram is


designated by a slash mark adjacent to which is a number


specifying the number of lines in that bus.


4.2.2 Self-Test Data Path


Figure 4.2.2-1 shows the built-in interface self-test path.


Data which 'has been latched in input register E7 of card 1 is


wrapped back around to card 1 as D OUT by El0 and Eli on card 2.


This wrapped around data should match bit for bit with the data


that was latched in the input register of card 1. EN CSL H is not








 FCN 1 Select D/A (active low).


2. FCN 2 Enable parity error (active high).


3. FCN 3 Reset -(activehigh).


NOTE: The parity error bit is connected; however, the parity








3.3.2 f/A Control Logic


Figure 3.3.2-1 shows a timing diagram of signals used in a


D/A transfer.- The transfer shown is for a single address and data
 

word. If more than one word of data is to be sent to the ESS, the


sequence followed by LD DEST REG L, LD ADDR H, TSYNC H, HOA, and


HODR will be repeated, transferring one word, address and data,


for every cycle as shown until WD CNTR OVF L is asserted by the


UDIF. The timing diagram begins in an interface reset state.


3.3.3 A/D Control Logic


Figure 3.3.3-1 shows a timing diagram of signals. used in an


A/D transfer. The sequence shown is for two words of data, from


consecutive addresses in the ESS, being transferred to the EDS.
 

The starting ESS address is loaded when HEF is asserted. After


conversion in the ESS (time-dependent on address), HIDR is


received, initiating a cycle which will be repeated until WD CNTR


OVF H is received from the UDIF ending the block transfer.


The ESS A/D controller reset (HLWF) is asserted by the


interface as the inverse of SEL D/A L. The timing diagram begins
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4.2.3 Transferring Data to the Sigma 560 
Figure 4.2.3-1 shows the path data takes when being 
transferred from the EDS to the Sigma 560. It should be noted 
that the EDS is slaved to the Sigma 560 as far as transfers are


concerned; that is, the Sigma 560 sets the direction in which a


transfer is to take place and then initiates the transfer.


Figure 4.2.3-2 shows a timing diagram of two transfers from


EDS to Sigma 560. The transfer is initiated by the 7902


subcontroller asserting DATA. The direction which the transfer is


to take place is present when this signal is sent. The UDIF will


respond to this DATA interrupt by loading one byte of data in the


interface card 1 input register. The LD DEST REG H pulse which


latches data in the input register also triggers a chain of events


which connect service to the 7902 and latch the data there. A


transfer is completed when the signal DATA is dropped. Point A on
 







4.2.4 Transferring Data from the Sigma 560 to the EDS


Figure 4.2.4-1 shows the data path for transferring data from


the Sigma 560 to the EDS. In this mode, there may only be one


byte of data processed per transfer.


Figure 4.2.4-2 shows a timing diagram of a transfer from the


Sigma 560 to the EDS. The transfer is initiated by the 7902


subcontroller asserting DATA. The direction in which the transfer


is to take place is present when this signal is sent. The UDIF


will respond to this DATA interrupt with a UB GO PULSE H which


triggers a chain of events latching data from the 7902 in the
 

interface card 2 input register and then in the UDIF destination


register. After data has been latched in the card 2 input
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The UDIF boards used in the SAES Engine Dynamics Simulator


for the EDS/ESS and the EDS/MMES interfaces differ in two ways:


1. 	 The vector interrupt address for the ESS interface is








2. 	 The UDIF register addresses for the ESS interface begin


at octal address 17764000 while the MMES interface UDIF


register addresses begin at octal address 17764040.


The vector interrupt address for the ESS interface is


obtained by setting positions 2, 4, and 5 of the dip switch on


board 2 to the on state (away from the side marked open).


The vector interrupt address for the MMES interface is


obtained by setting positions 2, 4, 5, and 7 to the on state.


The starting address for the UDIF registers is set with


jumpers at the lower left-hand corner of board 1. For the ESS


interface, jumper number 8 is connected to G. For the MMES


interface, jumpers number 8 and 5 are connected to G.
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